Book a Demo!
CoCalc Logo Icon
StoreFeaturesDocsShareSupportNewsAboutPoliciesSign UpSign In
CTCaer
GitHub Repository: CTCaer/hekate
Path: blob/master/bdk/soc/fuse.h
1476 views
1
/*
2
* Copyright (c) 2018 naehrwert
3
* Copyright (c) 2018 shuffle2
4
* Copyright (c) 2018 balika011
5
* Copyright (c) 2019-2023 CTCaer
6
*
7
* This program is free software; you can redistribute it and/or modify it
8
* under the terms and conditions of the GNU General Public License,
9
* version 2, as published by the Free Software Foundation.
10
*
11
* This program is distributed in the hope it will be useful, but WITHOUT
12
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
13
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
14
* more details.
15
*
16
* You should have received a copy of the GNU General Public License
17
* along with this program. If not, see <http://www.gnu.org/licenses/>.
18
*/
19
20
#ifndef _FUSE_H_
21
#define _FUSE_H_
22
23
#include <utils/types.h>
24
25
/*! Fuse registers. */
26
#define FUSE_CTRL 0x0
27
#define FUSE_ADDR 0x4
28
#define FUSE_RDATA 0x8
29
#define FUSE_WDATA 0xC
30
#define FUSE_TIME_RD1 0x10
31
#define FUSE_TIME_RD2 0x14
32
#define FUSE_TIME_PGM1 0x18
33
#define FUSE_TIME_PGM2 0x1C
34
#define FUSE_PRIV2INTFC 0x20
35
#define FUSE_FUSEBYPASS 0x24
36
#define FUSE_PRIVATEKEYDISABLE 0x28
37
#define FUSE_DISABLEREGPROGRAM 0x2C
38
#define FUSE_WRITE_ACCESS_SW 0x30
39
#define FUSE_PWR_GOOD_SW 0x34
40
#define FUSE_PRIV2RESHIFT 0x3C
41
#define FUSE_FUSETIME_RD0 0x40
42
#define FUSE_FUSETIME_RD1 0x44
43
#define FUSE_FUSETIME_RD2 0x48
44
#define FUSE_FUSETIME_RD3 0x4C
45
#define FUSE_PRIVATE_KEY0_NONZERO 0x80
46
#define FUSE_PRIVATE_KEY1_NONZERO 0x84
47
#define FUSE_PRIVATE_KEY2_NONZERO 0x88
48
#define FUSE_PRIVATE_KEY3_NONZERO 0x8C
49
#define FUSE_PRIVATE_KEY4_NONZERO 0x90
50
51
/*! Fuse Cached registers */
52
#define FUSE_RESERVED_ODM8_B01 0x98
53
#define FUSE_RESERVED_ODM9_B01 0x9C
54
#define FUSE_RESERVED_ODM10_B01 0xA0
55
#define FUSE_RESERVED_ODM11_B01 0xA4
56
#define FUSE_RESERVED_ODM12_B01 0xA8
57
#define FUSE_RESERVED_ODM13_B01 0xAC
58
#define FUSE_RESERVED_ODM14_B01 0xB0
59
#define FUSE_RESERVED_ODM15_B01 0xB4
60
#define FUSE_RESERVED_ODM16_B01 0xB8
61
#define FUSE_RESERVED_ODM17_B01 0xBC
62
#define FUSE_RESERVED_ODM18_B01 0xC0
63
#define FUSE_RESERVED_ODM19_B01 0xC4
64
#define FUSE_RESERVED_ODM20_B01 0xC8
65
#define FUSE_RESERVED_ODM21_B01 0xCC
66
#define FUSE_KEK00_B01 0xD0
67
#define FUSE_KEK01_B01 0xD4
68
#define FUSE_KEK02_B01 0xD8
69
#define FUSE_KEK03_B01 0xDC
70
#define FUSE_BEK00_B01 0xE0
71
#define FUSE_BEK01_B01 0xE4
72
#define FUSE_BEK02_B01 0xE8
73
#define FUSE_BEK03_B01 0xEC
74
#define FUSE_OPT_RAM_RTSEL_TSMCSP_PO4SVT_B01 0xF0
75
#define FUSE_OPT_RAM_WTSEL_TSMCSP_PO4SVT_B01 0xF4
76
#define FUSE_OPT_RAM_RTSEL_TSMCPDP_PO4SVT_B01 0xF8
77
#define FUSE_OPT_RAM_MTSEL_TSMCPDP_PO4SVT_B01 0xFC
78
79
#define FUSE_PRODUCTION_MODE 0x100
80
#define FUSE_JTAG_SECUREID_VALID 0x104
81
#define FUSE_ODM_LOCK 0x108
82
#define FUSE_OPT_OPENGL_EN 0x10C
83
#define FUSE_SKU_INFO 0x110
84
#define FUSE_CPU_SPEEDO_0_CALIB 0x114
85
#define FUSE_CPU_IDDQ_CALIB 0x118
86
87
#define FUSE_RESERVED_ODM22_B01 0x11C
88
#define FUSE_RESERVED_ODM23_B01 0x120
89
#define FUSE_RESERVED_ODM24_B01 0x124
90
91
#define FUSE_OPT_FT_REV 0x128
92
#define FUSE_CPU_SPEEDO_1_CALIB 0x12C
93
#define FUSE_CPU_SPEEDO_2_CALIB 0x130
94
#define FUSE_SOC_SPEEDO_0_CALIB 0x134
95
#define FUSE_SOC_SPEEDO_1_CALIB 0x138
96
#define FUSE_SOC_SPEEDO_2_CALIB 0x13C
97
#define FUSE_SOC_IDDQ_CALIB 0x140
98
99
#define FUSE_RESERVED_ODM25_B01 0x144
100
101
#define FUSE_FA 0x148
102
#define FUSE_RESERVED_PRODUCTION 0x14C
103
#define FUSE_HDMI_LANE0_CALIB 0x150
104
#define FUSE_HDMI_LANE1_CALIB 0x154
105
#define FUSE_HDMI_LANE2_CALIB 0x158
106
#define FUSE_HDMI_LANE3_CALIB 0x15C
107
#define FUSE_ENCRYPTION_RATE 0x160
108
#define FUSE_PUBLIC_KEY0 0x164
109
#define FUSE_PUBLIC_KEY1 0x168
110
#define FUSE_PUBLIC_KEY2 0x16C
111
#define FUSE_PUBLIC_KEY3 0x170
112
#define FUSE_PUBLIC_KEY4 0x174
113
#define FUSE_PUBLIC_KEY5 0x178
114
#define FUSE_PUBLIC_KEY6 0x17C
115
#define FUSE_PUBLIC_KEY7 0x180
116
#define FUSE_TSENSOR1_CALIB 0x184
117
#define FUSE_TSENSOR2_CALIB 0x188
118
119
#define FUSE_OPT_SECURE_SCC_DIS_B01 0x18C
120
121
#define FUSE_OPT_CP_REV 0x190
122
#define FUSE_OPT_PFG 0x194
123
#define FUSE_TSENSOR0_CALIB 0x198
124
#define FUSE_FIRST_BOOTROM_PATCH_SIZE 0x19C
125
#define FUSE_SECURITY_MODE 0x1A0
126
#define FUSE_PRIVATE_KEY0 0x1A4
127
#define FUSE_PRIVATE_KEY1 0x1A8
128
#define FUSE_PRIVATE_KEY2 0x1AC
129
#define FUSE_PRIVATE_KEY3 0x1B0
130
#define FUSE_PRIVATE_KEY4 0x1B4
131
#define FUSE_ARM_JTAG_DIS 0x1B8
132
#define FUSE_BOOT_DEVICE_INFO 0x1BC
133
#define FUSE_RESERVED_SW 0x1C0
134
#define FUSE_OPT_VP9_DISABLE 0x1C4
135
136
#define FUSE_RESERVED_ODM0 0x1C8
137
#define FUSE_RESERVED_ODM1 0x1CC
138
#define FUSE_RESERVED_ODM2 0x1D0
139
#define FUSE_RESERVED_ODM3 0x1D4
140
#define FUSE_RESERVED_ODM4 0x1D8
141
#define FUSE_RESERVED_ODM5 0x1DC
142
#define FUSE_RESERVED_ODM6 0x1E0
143
#define FUSE_RESERVED_ODM7 0x1E4
144
145
#define FUSE_OBS_DIS 0x1E8
146
147
#define FUSE_OPT_NVJTAG_PROTECTION_ENABLE_B01 0x1EC
148
149
#define FUSE_USB_CALIB 0x1F0
150
#define FUSE_SKU_DIRECT_CONFIG 0x1F4
151
#define FUSE_KFUSE_PRIVKEY_CTRL 0x1F8
152
#define FUSE_PACKAGE_INFO 0x1FC
153
#define FUSE_OPT_VENDOR_CODE 0x200
154
#define FUSE_OPT_FAB_CODE 0x204
155
#define FUSE_OPT_LOT_CODE_0 0x208
156
#define FUSE_OPT_LOT_CODE_1 0x20C
157
#define FUSE_OPT_WAFER_ID 0x210
158
#define FUSE_OPT_X_COORDINATE 0x214
159
#define FUSE_OPT_Y_COORDINATE 0x218
160
#define FUSE_OPT_SEC_DEBUG_EN 0x21C
161
#define FUSE_OPT_OPS_RESERVED 0x220
162
#define FUSE_SATA_CALIB 0x224
163
164
#define FUSE_SPARE_REGISTER_ODM_B01 0x224
165
166
#define FUSE_GPU_IDDQ_CALIB 0x228
167
#define FUSE_TSENSOR3_CALIB 0x22C
168
#define FUSE_CLOCK_BONDOUT0 0x230
169
#define FUSE_CLOCK_BONDOUT1 0x234
170
171
#define FUSE_RESERVED_ODM26_B01 0x238
172
#define FUSE_RESERVED_ODM27_B01 0x23C
173
#define FUSE_RESERVED_ODM28_B01 0x240
174
175
#define FUSE_OPT_SAMPLE_TYPE 0x244
176
#define FUSE_OPT_SUBREVISION 0x248
177
#define FUSE_OPT_SW_RESERVED_0 0x24C
178
#define FUSE_OPT_SW_RESERVED_1 0x250
179
#define FUSE_TSENSOR4_CALIB 0x254
180
#define FUSE_TSENSOR5_CALIB 0x258
181
#define FUSE_TSENSOR6_CALIB 0x25C
182
#define FUSE_TSENSOR7_CALIB 0x260
183
#define FUSE_OPT_PRIV_SEC_DIS 0x264
184
#define FUSE_PKC_DISABLE 0x268
185
186
#define FUSE_BOOT_SECURITY_INFO_B01 0x268
187
#define FUSE_OPT_RAM_RTSEL_TSMCSP_PO4HVT_B01 0x26C
188
#define FUSE_OPT_RAM_WTSEL_TSMCSP_PO4HVT_B01 0x270
189
#define FUSE_OPT_RAM_RTSEL_TSMCPDP_PO4HVT_B01 0x274
190
#define FUSE_OPT_RAM_MTSEL_TSMCPDP_PO4HVT_B01 0x278
191
192
#define FUSE_FUSE2TSEC_DEBUG_DISABLE 0x27C
193
#define FUSE_TSENSOR_COMMON 0x280
194
#define FUSE_OPT_CP_BIN 0x284
195
#define FUSE_OPT_GPU_DISABLE 0x288
196
#define FUSE_OPT_FT_BIN 0x28C
197
#define FUSE_OPT_DONE_MAP 0x290
198
199
#define FUSE_RESERVED_ODM29_B01 0x294
200
201
#define FUSE_APB2JTAG_DISABLE 0x298
202
#define FUSE_ODM_INFO 0x29C
203
#define FUSE_ARM_CRYPT_DE_FEATURE 0x2A8
204
205
#define FUSE_OPT_RAM_WTSEL_TSMCPDP_PO4SVT_B01 0x2B0
206
#define FUSE_OPT_RAM_RCT_TSMCDP_PO4SVT_B01 0x2B4
207
#define FUSE_OPT_RAM_WCT_TSMCDP_PO4SVT_B01 0x2B8
208
#define FUSE_OPT_RAM_KP_TSMCDP_PO4SVT_B01 0x2BC
209
210
#define FUSE_WOA_SKU_FLAG 0x2C0
211
#define FUSE_ECO_RESERVE_1 0x2C4
212
#define FUSE_GCPLEX_CONFIG_FUSE 0x2C8
213
#define FUSE_PRODUCTION_MONTH 0x2CC
214
#define FUSE_RAM_REPAIR_INDICATOR 0x2D0
215
#define FUSE_TSENSOR9_CALIB 0x2D4
216
#define FUSE_VMIN_CALIBRATION 0x2DC
217
#define FUSE_AGING_SENSOR_CALIBRATION 0x2E0
218
#define FUSE_DEBUG_AUTHENTICATION 0x2E4
219
#define FUSE_SECURE_PROVISION_INDEX 0x2E8
220
#define FUSE_SECURE_PROVISION_INFO 0x2EC
221
#define FUSE_OPT_GPU_DISABLE_CP1 0x2F0
222
#define FUSE_SPARE_ENDIS 0x2F4
223
#define FUSE_ECO_RESERVE_0 0x2F8
224
#define FUSE_RESERVED_CALIB0 0x304
225
#define FUSE_RESERVED_CALIB1 0x308
226
#define FUSE_OPT_GPU_TPC0_DISABLE 0x30C
227
#define FUSE_OPT_GPU_TPC0_DISABLE_CP1 0x310
228
#define FUSE_OPT_CPU_DISABLE 0x314
229
#define FUSE_OPT_CPU_DISABLE_CP1 0x318
230
#define FUSE_TSENSOR10_CALIB 0x31C
231
#define FUSE_TSENSOR10_CALIB_AUX 0x320
232
#define FUSE_OPT_RAM_SVOP_DP 0x324
233
#define FUSE_OPT_RAM_SVOP_PDP 0x328
234
#define FUSE_OPT_RAM_SVOP_REG 0x32C
235
#define FUSE_OPT_RAM_SVOP_SP 0x330
236
#define FUSE_OPT_RAM_SVOP_SMPDP 0x334
237
238
#define FUSE_OPT_RAM_WTSEL_TSMCPDP_PO4HVT_B01 0x324
239
#define FUSE_OPT_RAM_RCT_TSMCDP_PO4HVT_B01 0x328
240
#define FUSE_OPT_RAM_WCT_TSMCDP_PO4HVT_B01 0x32c
241
#define FUSE_OPT_RAM_KP_TSMCDP_PO4HVT_B01 0x330
242
#define FUSE_OPT_ROM_SVOP_SP_B01 0x334
243
244
#define FUSE_OPT_GPU_TPC0_DISABLE_CP2 0x338
245
#define FUSE_OPT_GPU_TPC1_DISABLE 0x33C
246
#define FUSE_OPT_GPU_TPC1_DISABLE_CP1 0x340
247
#define FUSE_OPT_GPU_TPC1_DISABLE_CP2 0x344
248
#define FUSE_OPT_CPU_DISABLE_CP2 0x348
249
#define FUSE_OPT_GPU_DISABLE_CP2 0x34C
250
#define FUSE_USB_CALIB_EXT 0x350
251
#define FUSE_RESERVED_FIELD 0x354
252
#define FUSE_SPARE_REALIGNMENT_REG 0x37C
253
#define FUSE_SPARE_BIT_0 0x380
254
//...
255
#define FUSE_SPARE_BIT_31 0x3FC
256
257
/*! Fuse commands. */
258
#define FUSE_IDLE 0x0
259
#define FUSE_READ 0x1
260
#define FUSE_WRITE 0x2
261
#define FUSE_SENSE 0x3
262
#define FUSE_CMD_MASK 0x3
263
264
/*! Fuse status. */
265
#define FUSE_STATUS_RESET 0
266
#define FUSE_STATUS_POST_RESET 1
267
#define FUSE_STATUS_LOAD_ROW0 2
268
#define FUSE_STATUS_LOAD_ROW1 3
269
#define FUSE_STATUS_IDLE 4
270
#define FUSE_STATUS_READ_SETUP 5
271
#define FUSE_STATUS_READ_STROBE 6
272
#define FUSE_STATUS_SAMPLE_FUSES 7
273
#define FUSE_STATUS_READ_HOLD 8
274
#define FUSE_STATUS_FUSE_SRC_SETUP 9
275
#define FUSE_STATUS_WRITE_SETUP 10
276
#define FUSE_STATUS_WRITE_ADDR_SETUP 11
277
#define FUSE_STATUS_WRITE_PROGRAM 12
278
#define FUSE_STATUS_WRITE_ADDR_HOLD 13
279
#define FUSE_STATUS_FUSE_SRC_HOLD 14
280
#define FUSE_STATUS_LOAD_RIR 15
281
#define FUSE_STATUS_READ_BEFORE_WRITE_SETUP 16
282
#define FUSE_STATUS_READ_DEASSERT_PD 17
283
284
/*! Fuse cache registers. */
285
#define FUSE_RESERVED_ODMX(x) (0x1C8 + 4 * (x))
286
287
#define FUSE_ARRAY_WORDS_NUM 192
288
#define FUSE_ARRAY_WORDS_NUM_B01 256
289
290
enum
291
{
292
FUSE_NX_HW_TYPE_ICOSA,
293
FUSE_NX_HW_TYPE_IOWA,
294
FUSE_NX_HW_TYPE_HOAG,
295
FUSE_NX_HW_TYPE_AULA
296
};
297
298
enum
299
{
300
FUSE_NX_HW_STATE_PROD,
301
FUSE_NX_HW_STATE_DEV
302
};
303
304
void fuse_disable_program();
305
u32 fuse_read_odm(u32 idx);
306
u32 fuse_read_odm_keygen_rev();
307
u32 fuse_read_dramid(bool raw_id);
308
u32 fuse_read_hw_state();
309
u32 fuse_read_hw_type();
310
int fuse_set_sbk();
311
void fuse_wait_idle();
312
int fuse_read_ipatch(void (*ipatch)(u32 offset, u32 value));
313
int fuse_read_evp_thunk(u32 *iram_evp_thunks, u32 *iram_evp_thunks_len);
314
void fuse_read_array(u32 *words);
315
bool fuse_check_patched_rcm();
316
317
#endif
318
319