CoCalc -- mmc.h

GitHub Repository: CTCaer/hekate
Path: blob/master/bdk/storage/mmc.h
¹⁴⁷⁶ views
1
/*
2
 * Header for MultiMediaCard (MMC)
3
 *
4
 * Copyright 2002 Hewlett-Packard Company
5
 * Copyright 2018-2021 CTCaer
6
 *
7
 * Use consistent with the GNU GPL is permitted,
8
 * provided that this copyright notice is
9
 * preserved in its entirety in all copies and derived works.
10
 *
11
 * HEWLETT-PACKARD COMPANY MAKES NO WARRANTIES, EXPRESSED OR IMPLIED,
12
 * AS TO THE USEFULNESS OR CORRECTNESS OF THIS CODE OR ITS
13
 * FITNESS FOR ANY PARTICULAR PURPOSE.
14
 *
15
 * Many thanks to Alessandro Rubini and Jonathan Corbet!
16
 *
17
 * Based strongly on code by:
18
 *
19
 * Author: Yong-iL Joh <[email protected]>
20
 *
21
 * Author:  Andrew Christian
22
 *          15 May 2002
23
 */
24

25
#ifndef MMC_H
26
#define MMC_H
27

28
/* Standard MMC commands (4.1)           type  argument     response */
29
/* class 1 */
30
#define MMC_GO_IDLE_STATE         0   /* bc                          */
31
#define MMC_SEND_OP_COND          1   /* bcr  [31:0] OCR         R3  */
32
#define MMC_ALL_SEND_CID          2   /* bcr                     R2  */
33
#define MMC_SET_RELATIVE_ADDR     3   /* ac   [31:16] RCA        R1  */
34
#define MMC_SET_DSR               4   /* bc   [31:16] RCA            */
35
#define MMC_SLEEP_AWAKE           5   /* ac   [31:16] RCA 15:flg R1b */
36
#define MMC_SWITCH                6   /* ac   [31:0] See below   R1b */
37
#define MMC_SELECT_CARD           7   /* ac   [31:16] RCA        R1  */
38
#define MMC_SEND_EXT_CSD          8   /* adtc                    R1  */
39
#define MMC_SEND_CSD              9   /* ac   [31:16] RCA        R2  */
40
#define MMC_SEND_CID             10   /* ac   [31:16] RCA        R2  */
41
#define MMC_READ_DAT_UNTIL_STOP  11   /* adtc [31:0] dadr        R1  */
42
#define MMC_STOP_TRANSMISSION    12   /* ac                      R1b */
43
#define MMC_SEND_STATUS          13   /* ac   [31:16] RCA        R1  */
44
#define MMC_BUS_TEST_R           14   /* adtc                    R1  */
45
#define MMC_GO_INACTIVE_STATE    15   /* ac   [31:16] RCA            */
46
#define MMC_BUS_TEST_W           19   /* adtc                    R1  */
47
#define MMC_SPI_READ_OCR         58   /* spi                  spi_R3 */
48
#define MMC_SPI_CRC_ON_OFF       59   /* spi  [0:0] flag      spi_R1 */
49

50
/* class 2 */
51
#define MMC_SET_BLOCKLEN         16   /* ac   [31:0] block len   R1  */
52
#define MMC_READ_SINGLE_BLOCK    17   /* adtc [31:0] data addr   R1  */
53
#define MMC_READ_MULTIPLE_BLOCK  18   /* adtc [31:0] data addr   R1  */
54
#define MMC_SEND_TUNING_BLOCK    19   /* adtc                    R1  */
55
#define MMC_SEND_TUNING_BLOCK_HS200 21	/* adtc R1  */
56

57
/* class 3 */
58
#define MMC_WRITE_DAT_UNTIL_STOP 20   /* adtc [31:0] data addr   R1  */
59

60
/* class 4 */
61
#define MMC_SET_BLOCK_COUNT      23   /* adtc [31:0] data addr   R1  */
62
#define MMC_WRITE_BLOCK          24   /* adtc [31:0] data addr   R1  */
63
#define MMC_WRITE_MULTIPLE_BLOCK 25   /* adtc                    R1  */
64
#define MMC_PROGRAM_CID          26   /* adtc                    R1  */
65
#define MMC_PROGRAM_CSD          27   /* adtc                    R1  */
66

67
/* class 6 */
68
#define MMC_SET_WRITE_PROT       28   /* ac   [31:0] data addr   R1b */
69
#define MMC_CLR_WRITE_PROT       29   /* ac   [31:0] data addr   R1b */
70
#define MMC_SEND_WRITE_PROT      30   /* adtc [31:0] wpdata addr R1  */
71

72
/* class 5 */
73
#define MMC_ERASE_GROUP_START    35   /* ac   [31:0] data addr   R1  */
74
#define MMC_ERASE_GROUP_END      36   /* ac   [31:0] data addr   R1  */
75
#define MMC_ERASE                38   /* ac                      R1b */
76

77
/* class 9 */
78
#define MMC_FAST_IO              39   /* ac   <Complex>          R4  */
79
#define MMC_GO_IRQ_STATE         40   /* bcr                     R5  */
80

81
/* class 7 */
82
#define MMC_LOCK_UNLOCK          42   /* adtc                    R1b */
83

84
/* class 8 */
85
#define MMC_APP_CMD              55   /* ac   [31:16] RCA        R1  */
86
#define MMC_GEN_CMD              56   /* adtc [0] RD/WR          R1  */
87

88
#define MMC_VENDOR_60_CMD        60   /* Vendor Defined              */
89
#define MMC_VENDOR_61_CMD        61   /* Vendor Defined              */
90
#define MMC_VENDOR_62_CMD        62   /* Vendor Defined              */
91
#define MMC_VENDOR_63_CMD        63   /* Vendor Defined              */
92

93
/* class 11 */
94
#define MMC_QUE_TASK_PARAMS      44   /* ac   [20:16] task id    R1  */
95
#define MMC_QUE_TASK_ADDR        45   /* ac   [31:0] data addr   R1  */
96
#define MMC_EXECUTE_READ_TASK    46   /* adtc [20:16] task id    R1  */
97
#define MMC_EXECUTE_WRITE_TASK   47   /* adtc [20:16] task id    R1  */
98
#define MMC_CMDQ_TASK_MGMT       48   /* ac   [20:16] task id    R1b */
99

100
/*
101
 * MMC_SWITCH argument format:
102
 *
103
 *	[31:26] Always 0
104
 *	[25:24] Access Mode
105
 *	[23:16] Location of target Byte in EXT_CSD
106
 *	[15:08] Value Byte
107
 *	[07:03] Always 0
108
 *	[02:00] Command Set
109
 */
110

111
/*
112
 * MMC status in R1, for native mode (SPI bits are different)
113
 * Type
114
 * e : error bit
115
 * s : status bit
116
 * r : detected and set for the actual command response
117
 * x : detected and set during command execution. the host must poll
118
 *     the card by sending status command in order to read these bits.
119
 * Clear condition
120
 * a : according to the card state
121
 * b : always related to the previous command. Reception of a valid
122
 *     command will clear it (with a delay of one command)
123
 * c : clear by read
124
*/
125

126
#define R1_OUT_OF_RANGE		(1 << 31)	/* er, c */
127
#define R1_ADDRESS_ERROR	(1 << 30)	/* erx, c */
128
#define R1_BLOCK_LEN_ERROR	(1 << 29)	/* er, c */
129
#define R1_ERASE_SEQ_ERROR      (1 << 28)	/* er, c */
130
#define R1_ERASE_PARAM		(1 << 27)	/* ex, c */
131
#define R1_WP_VIOLATION		(1 << 26)	/* erx, c */
132
#define R1_CARD_IS_LOCKED	(1 << 25)	/* sx, a */
133
#define R1_LOCK_UNLOCK_FAILED	(1 << 24)	/* erx, c */
134
#define R1_COM_CRC_ERROR	(1 << 23)	/* er, b */
135
#define R1_ILLEGAL_COMMAND	(1 << 22)	/* er, b */
136
#define R1_CARD_ECC_FAILED	(1 << 21)	/* ex, c */
137
#define R1_CC_ERROR		(1 << 20)	/* erx, c */
138
#define R1_ERROR		(1 << 19)	/* erx, c */
139
#define R1_UNDERRUN		(1 << 18)	/* ex, c */
140
#define R1_OVERRUN		(1 << 17)	/* ex, c */
141
#define R1_CID_CSD_OVERWRITE	(1 << 16)	/* erx, c, CID/CSD overwrite */
142
#define R1_WP_ERASE_SKIP	(1 << 15)	/* sx, c */
143
#define R1_CARD_ECC_DISABLED	(1 << 14)	/* sx, a */
144
#define R1_ERASE_RESET		(1 << 13)	/* sr, c */
145
#define R1_STATUS(x)            ((x) & 0xFFFFE000)
146
#define R1_CURRENT_STATE(x)	(((x) & 0x00001E00) >> 9)	/* sx, b (4 bits) */
147
#define R1_READY_FOR_DATA	(1 << 8)	/* sx, a */
148
#define R1_SWITCH_ERROR		(1 << 7)	/* sx, c */
149
#define R1_EXCEPTION_EVENT	(1 << 6)	/* sr, a */
150
#define R1_APP_CMD		(1 << 5)	/* sr, c */
151
#define R1_SKIP_STATE_CHECK	(1 << 4)	/* Custom state to skip expected state check */
152
#define R1_AKE_SEQ_ERROR	(1 << 3)
153

154
/* R1_CURRENT_STATE 12:9 */
155
#define R1_STATE(x)     ((x) << 9)
156
#define R1_STATE_IDLE	0
157
#define R1_STATE_READY	1
158
#define R1_STATE_IDENT	2
159
#define R1_STATE_STBY	3
160
#define R1_STATE_TRAN	4
161
#define R1_STATE_DATA	5
162
#define R1_STATE_RCV	6
163
#define R1_STATE_PRG	7
164
#define R1_STATE_DIS	8
165

166
/*
167
 * MMC/SD in SPI mode reports R1 status always, and R2 for SEND_STATUS
168
 * R1 is the low order byte; R2 is the next highest byte, when present.
169
 */
170
#define R1_SPI_IDLE		(1 << 0)
171
#define R1_SPI_ERASE_RESET	(1 << 1)
172
#define R1_SPI_ILLEGAL_COMMAND	(1 << 2)
173
#define R1_SPI_COM_CRC		(1 << 3)
174
#define R1_SPI_ERASE_SEQ	(1 << 4)
175
#define R1_SPI_ADDRESS		(1 << 5)
176
#define R1_SPI_PARAMETER	(1 << 6)
177
/* R1 bit 7 is always zero */
178
#define R2_SPI_CARD_LOCKED	(1 << 8)
179
#define R2_SPI_WP_ERASE_SKIP	(1 << 9)	/* or lock/unlock fail */
180
#define R2_SPI_LOCK_UNLOCK_FAIL	R2_SPI_WP_ERASE_SKIP
181
#define R2_SPI_ERROR		(1 << 10)
182
#define R2_SPI_CC_ERROR		(1 << 11)
183
#define R2_SPI_CARD_ECC_ERROR	(1 << 12)
184
#define R2_SPI_WP_VIOLATION	(1 << 13)
185
#define R2_SPI_ERASE_PARAM	(1 << 14)
186
#define R2_SPI_OUT_OF_RANGE	(1 << 15)	/* or CSD overwrite */
187
#define R2_SPI_CSD_OVERWRITE	R2_SPI_OUT_OF_RANGE
188

189
/*
190
 * OCR bits are mostly in host.h
191
 */
192
#define MMC_CARD_VDD_18		(1 << 7)	/* Card VDD voltage 1.8 */
193
#define MMC_CARD_VDD_27_34	(0x7F << 15)	/* Card VDD voltage 2.7 ~ 3.4 */
194
#define MMC_CARD_CCS		(1 << 30)	/* Card Capacity status bit */
195
#define MMC_CARD_BUSY		(1 << 31)	/* Card Power up status bit */
196

197
/*
198
 * Card Command Classes (CCC)
199
 */
200
#define CCC_BASIC		(1<<0)	/* (0) Basic protocol functions */
201
/* (CMD0,1,2,3,4,7,9,10,12,13,15) */
202
/* (and for SPI, CMD58,59) */
203
#define CCC_STREAM_READ		(1<<1)	/* (1) Stream read commands */
204
/* (CMD11) */
205
#define CCC_BLOCK_READ		(1<<2)	/* (2) Block read commands */
206
/* (CMD16,17,18) */
207
#define CCC_STREAM_WRITE	(1<<3)	/* (3) Stream write commands */
208
/* (CMD20) */
209
#define CCC_BLOCK_WRITE		(1<<4)	/* (4) Block write commands */
210
/* (CMD16,24,25,26,27) */
211
#define CCC_ERASE		(1<<5)	/* (5) Ability to erase blocks */
212
/* (CMD32,33,34,35,36,37,38,39) */
213
#define CCC_WRITE_PROT		(1<<6)	/* (6) Able to write protect blocks */
214
/* (CMD28,29,30) */
215
#define CCC_LOCK_CARD		(1<<7)	/* (7) Able to lock down card */
216
/* (CMD16,CMD42) */
217
#define CCC_APP_SPEC		(1<<8)	/* (8) Application specific */
218
/* (CMD55,56,57,ACMD*) */
219
#define CCC_IO_MODE		(1<<9)	/* (9) I/O mode */
220
/* (CMD5,39,40,52,53) */
221
#define CCC_SWITCH		(1<<10)	/* (10) High speed switch */
222
/* (CMD6,34,35,36,37,50) */
223
/* (11) Reserved */
224
/* (CMD?) */
225

226
/*
227
 * CSD field definitions
228
 */
229

230
#define CSD_STRUCT_VER_1_0  0           /* Valid for system specification 1.0 - 1.2 */
231
#define CSD_STRUCT_VER_1_1  1           /* Valid for system specification 1.4 - 2.2 */
232
#define CSD_STRUCT_VER_1_2  2           /* Valid for system specification 3.1 - 3.2 - 3.31 - 4.0 - 4.1 */
233
#define CSD_STRUCT_EXT_CSD  3           /* Version is coded in CSD_STRUCTURE in EXT_CSD */
234

235
#define CSD_SPEC_VER_0      0           /* Implements system specification 1.0 - 1.2 */
236
#define CSD_SPEC_VER_1      1           /* Implements system specification 1.4 */
237
#define CSD_SPEC_VER_2      2           /* Implements system specification 2.0 - 2.2 */
238
#define CSD_SPEC_VER_3      3           /* Implements system specification 3.1 - 3.2 - 3.31 */
239
#define CSD_SPEC_VER_4      4           /* Implements system specification 4.0 - 4.1 */
240

241
/*
242
 * EXT_CSD fields
243
 */
244

245
#define EXT_CSD_CMDQ_MODE_EN		15	/* R/W */
246
#define EXT_CSD_FLUSH_CACHE		32      /* W */
247
#define EXT_CSD_CACHE_CTRL		33      /* R/W */
248
#define EXT_CSD_POWER_OFF_NOTIFICATION	34	/* R/W */
249
#define EXT_CSD_PACKED_FAILURE_INDEX	35	/* RO */
250
#define EXT_CSD_PACKED_CMD_STATUS	36	/* RO */
251
#define EXT_CSD_EXP_EVENTS_STATUS	54	/* RO, 2 bytes */
252
#define EXT_CSD_EXP_EVENTS_CTRL		56	/* R/W, 2 bytes */
253
#define EXT_CSD_DATA_SECTOR_SIZE	61	/* R */
254
#define EXT_CSD_GP_SIZE_MULT		143	/* R/W */
255
#define EXT_CSD_PARTITION_SETTING_COMPLETED 155	/* R/W */
256
#define EXT_CSD_PARTITION_ATTRIBUTE	156	/* R/W */
257
#define EXT_CSD_MAX_ENH_SIZE_MULT	157	/* RO, 3 bytes */
258
#define EXT_CSD_PARTITION_SUPPORT	160	/* RO */
259
#define EXT_CSD_HPI_MGMT		161	/* R/W */
260
#define EXT_CSD_RST_N_FUNCTION		162	/* R/W */
261
#define EXT_CSD_BKOPS_EN		163	/* R/W */
262
#define EXT_CSD_BKOPS_START		164	/* W */
263
#define EXT_CSD_SANITIZE_START		165     /* W */
264
#define EXT_CSD_WR_REL_PARAM		166	/* RO */
265
#define EXT_CSD_RPMB_MULT		168	/* RO */
266
#define EXT_CSD_FW_CONFIG		169	/* R/W */
267
#define EXT_CSD_BOOT_WP			173	/* R/W */
268
#define EXT_CSD_ERASE_GROUP_DEF		175	/* R/W */
269
#define EXT_CSD_PART_CONFIG		179	/* R/W */
270
#define EXT_CSD_ERASED_MEM_CONT		181	/* RO */
271
#define EXT_CSD_BUS_WIDTH		183	/* R/W */
272
#define EXT_CSD_STROBE_SUPPORT		184	/* RO */
273
#define EXT_CSD_HS_TIMING		185	/* R/W */
274
#define EXT_CSD_POWER_CLASS		187	/* R/W */
275
#define EXT_CSD_REV			192	/* RO */
276
#define EXT_CSD_STRUCTURE		194	/* RO */
277
#define EXT_CSD_CARD_TYPE		196	/* RO */
278
#define EXT_CSD_DRIVER_STRENGTH		197	/* RO */
279
#define EXT_CSD_OUT_OF_INTERRUPT_TIME	198	/* RO */
280
#define EXT_CSD_PART_SWITCH_TIME        199     /* RO */
281
#define EXT_CSD_PWR_CL_52_195		200	/* RO */
282
#define EXT_CSD_PWR_CL_26_195		201	/* RO */
283
#define EXT_CSD_PWR_CL_52_360		202	/* RO */
284
#define EXT_CSD_PWR_CL_26_360		203	/* RO */
285
#define EXT_CSD_SEC_CNT			212	/* RO, 4 bytes */
286
#define EXT_CSD_S_A_TIMEOUT		217	/* RO */
287
#define EXT_CSD_REL_WR_SEC_C		222	/* RO */
288
#define EXT_CSD_HC_WP_GRP_SIZE		221	/* RO */
289
#define EXT_CSD_ERASE_TIMEOUT_MULT	223	/* RO */
290
#define EXT_CSD_HC_ERASE_GRP_SIZE	224	/* RO */
291
#define EXT_CSD_BOOT_MULT		226	/* RO */
292
#define EXT_CSD_SEC_TRIM_MULT		229	/* RO */
293
#define EXT_CSD_SEC_ERASE_MULT		230	/* RO */
294
#define EXT_CSD_SEC_FEATURE_SUPPORT	231	/* RO */
295
#define EXT_CSD_TRIM_MULT		232	/* RO */
296
#define EXT_CSD_PWR_CL_200_195		236	/* RO */
297
#define EXT_CSD_PWR_CL_200_360		237	/* RO */
298
#define EXT_CSD_PWR_CL_DDR_52_195	238	/* RO */
299
#define EXT_CSD_PWR_CL_DDR_52_360	239	/* RO */
300
#define EXT_CSD_BKOPS_STATUS		246	/* RO */
301
#define EXT_CSD_POWER_OFF_LONG_TIME	247	/* RO */
302
#define EXT_CSD_GENERIC_CMD6_TIME	248	/* RO */
303
#define EXT_CSD_CACHE_SIZE		249	/* RO, 4 bytes */
304
#define EXT_CSD_PWR_CL_DDR_200_360	253	/* RO */
305
#define EXT_CSD_FIRMWARE_VERSION	254	/* RO, 8 bytes */
306
#define EXT_CSD_DEVICE_VERSION		262	/* RO, 2 bytes */
307
#define EXT_CSD_PRE_EOL_INFO		267	/* RO */
308
#define EXT_CSD_DEVICE_LIFE_TIME_EST_TYP_A	268	/* RO */
309
#define EXT_CSD_DEVICE_LIFE_TIME_EST_TYP_B	269	/* RO */
310
#define EXT_CSD_CMDQ_DEPTH		307	/* RO */
311
#define EXT_CSD_CMDQ_SUPPORT		308	/* RO */
312
#define EXT_CSD_SUPPORTED_MODE		493	/* RO */
313
#define EXT_CSD_TAG_UNIT_SIZE		498	/* RO */
314
#define EXT_CSD_DATA_TAG_SUPPORT	499	/* RO */
315
#define EXT_CSD_MAX_PACKED_WRITES	500	/* RO */
316
#define EXT_CSD_MAX_PACKED_READS	501	/* RO */
317
#define EXT_CSD_BKOPS_SUPPORT		502	/* RO */
318
#define EXT_CSD_HPI_FEATURES		503	/* RO */
319

320
/*
321
 * EXT_CSD field definitions
322
 */
323

324
#define EXT_CSD_WR_REL_PARAM_EN		(1<<2)
325

326
#define EXT_CSD_BOOT_WP_B_PWR_WP_DIS	(0x40)
327
#define EXT_CSD_BOOT_WP_B_PERM_WP_DIS	(0x10)
328
#define EXT_CSD_BOOT_WP_B_PERM_WP_EN	(0x04)
329
#define EXT_CSD_BOOT_WP_B_PWR_WP_EN	(0x01)
330

331
#define EXT_CSD_PART_CONFIG_ACC_MASK	(0x7)
332
#define EXT_CSD_PART_CONFIG_ACC_BOOT0	(0x1)
333
#define EXT_CSD_PART_CONFIG_ACC_RPMB	(0x3)
334
#define EXT_CSD_PART_CONFIG_ACC_GP0	(0x4)
335

336
#define EXT_CSD_PART_SETTING_COMPLETED	(0x1)
337
#define EXT_CSD_PART_SUPPORT_PART_EN	(0x1)
338

339
#define EXT_CSD_CMD_SET_NORMAL		(1<<0)
340
#define EXT_CSD_CMD_SET_SECURE		(1<<1)
341
#define EXT_CSD_CMD_SET_CPSECURE	(1<<2)
342

343
#define EXT_CSD_CARD_TYPE_HS_26	(1<<0)	/* Card can run at 26MHz */
344
#define EXT_CSD_CARD_TYPE_HS_52	(1<<1)	/* Card can run at 52MHz */
345
#define EXT_CSD_CARD_TYPE_HS	(EXT_CSD_CARD_TYPE_HS_26 | \
346
				 EXT_CSD_CARD_TYPE_HS_52)
347
#define EXT_CSD_CARD_TYPE_DDR_1_8V  (1<<2)   /* Card can run at 52MHz */
348
/* DDR mode @1.8V or 3V I/O */
349
#define EXT_CSD_CARD_TYPE_DDR_1_2V  (1<<3)   /* Card can run at 52MHz */
350
/* DDR mode @1.2V I/O */
351
#define EXT_CSD_CARD_TYPE_DDR_52       (EXT_CSD_CARD_TYPE_DDR_1_8V  \
352
					| EXT_CSD_CARD_TYPE_DDR_1_2V)
353
#define EXT_CSD_CARD_TYPE_HS200_1_8V	(1<<4)	/* Card can run at 200MHz */
354
#define EXT_CSD_CARD_TYPE_HS200_1_2V	(1<<5)	/* Card can run at 200MHz */
355
/* SDR mode @1.2V I/O */
356
#define EXT_CSD_CARD_TYPE_HS200		(EXT_CSD_CARD_TYPE_HS200_1_8V | \
357
					 EXT_CSD_CARD_TYPE_HS200_1_2V)
358
#define EXT_CSD_CARD_TYPE_HS400_1_8V	(1<<6)	/* Card can run at 200MHz DDR, 1.8V */
359
#define EXT_CSD_CARD_TYPE_HS400_1_2V	(1<<7)	/* Card can run at 200MHz DDR, 1.2V */
360
#define EXT_CSD_CARD_TYPE_HS400		(EXT_CSD_CARD_TYPE_HS400_1_8V | \
361
					 EXT_CSD_CARD_TYPE_HS400_1_2V)
362
#define EXT_CSD_CARD_TYPE_HS400ES	(1<<8)	/* Card can run at HS400ES */
363

364
#define EXT_CSD_BUS_WIDTH_1	0	/* Card is in 1 bit mode */
365
#define EXT_CSD_BUS_WIDTH_4	1	/* Card is in 4 bit mode */
366
#define EXT_CSD_BUS_WIDTH_8	2	/* Card is in 8 bit mode */
367
#define EXT_CSD_DDR_BUS_WIDTH_4	5	/* Card is in 4 bit DDR mode */
368
#define EXT_CSD_DDR_BUS_WIDTH_8	6	/* Card is in 8 bit DDR mode */
369
#define EXT_CSD_BUS_WIDTH_STROBE (1<<7)	/* Enhanced strobe mode */
370

371
#define EXT_CSD_TIMING_BC	0	/* Backwards compatility */
372
#define EXT_CSD_TIMING_HS	1	/* High speed */
373
#define EXT_CSD_TIMING_HS200	2	/* HS200 */
374
#define EXT_CSD_TIMING_HS400	3	/* HS400 */
375
#define EXT_CSD_DRV_STR_SHIFT	4	/* Driver Strength shift */
376

377
#define EXT_CSD_SEC_ER_EN	(1<<0)
378
#define EXT_CSD_SEC_BD_BLK_EN	(1<<2)
379
#define EXT_CSD_SEC_GB_CL_EN	(1<<4)
380
#define EXT_CSD_SEC_SANITIZE	(1<<6)  /* v4.5 only */
381

382
#define EXT_CSD_RST_N_EN_MASK	0x3
383
#define EXT_CSD_RST_N_ENABLED	1	/* RST_n is enabled on card */
384

385
#define EXT_CSD_NO_POWER_NOTIFICATION	0
386
#define EXT_CSD_POWER_ON		1
387
#define EXT_CSD_POWER_OFF_SHORT		2
388
#define EXT_CSD_POWER_OFF_LONG		3
389

390
#define EXT_CSD_PWR_CL_8BIT_MASK	0xF0	/* 8 bit PWR CLS */
391
#define EXT_CSD_PWR_CL_4BIT_MASK	0x0F	/* 8 bit PWR CLS */
392
#define EXT_CSD_PWR_CL_8BIT_SHIFT	4
393
#define EXT_CSD_PWR_CL_4BIT_SHIFT	0
394

395
#define EXT_CSD_PACKED_EVENT_EN	(1<<3)
396

397
/*
398
 * EXCEPTION_EVENT_STATUS field
399
 */
400
#define EXT_CSD_URGENT_BKOPS		(1<<0)
401
#define EXT_CSD_DYNCAP_NEEDED		(1<<1)
402
#define EXT_CSD_SYSPOOL_EXHAUSTED	(1<<2)
403
#define EXT_CSD_PACKED_FAILURE		(1<<3)
404

405
#define EXT_CSD_PACKED_GENERIC_ERROR	(1<<0)
406
#define EXT_CSD_PACKED_INDEXED_ERROR	(1<<1)
407

408
/*
409
 * BKOPS status level
410
 */
411
#define EXT_CSD_BKOPS_OK		0x0
412
#define EXT_CSD_BKOPS_NON_CRITICAL	0x1
413
#define EXT_CSD_BKOPS_PERF_IMPACTED	0x2
414
#define EXT_CSD_BKOPS_CRITICAL		0x3
415

416
/*
417
 * BKOPS modes
418
 */
419
#define EXT_CSD_MANUAL_BKOPS_MASK	0x01
420
#define EXT_CSD_AUTO_BKOPS_MASK		0x02
421

422
/*
423
 * Command Queue
424
 */
425
#define EXT_CSD_CMDQ_MODE_ENABLED	(1<<0)
426
#define EXT_CSD_CMDQ_DEPTH_MASK		0x1F
427
#define EXT_CSD_CMDQ_SUPPORTED		(1<<0)
428

429
/*
430
 * MMC_SWITCH access modes
431
 */
432
#define MMC_SWITCH_MODE_CMD_SET		0x00	/* Change the command set */
433
#define MMC_SWITCH_MODE_SET_BITS	0x01	/* Set bits which are 1 in value */
434
#define MMC_SWITCH_MODE_CLEAR_BITS	0x02	/* Clear bits which are 1 in value */
435
#define MMC_SWITCH_MODE_WRITE_BYTE	0x03	/* Set target to value */
436

437
/*
438
 * Erase/trim/discard
439
 */
440
#define MMC_ERASE_ARG			0x00000000
441
#define MMC_SECURE_ERASE_ARG		0x80000000
442
#define MMC_TRIM_ARG			0x00000001
443
#define MMC_DISCARD_ARG			0x00000003
444
#define MMC_SECURE_TRIM1_ARG		0x80000001
445
#define MMC_SECURE_TRIM2_ARG		0x80008000
446
#define MMC_SECURE_ARGS			0x80000000
447
#define MMC_TRIM_ARGS			0x00008001
448

449
/*
450
 * Vendor definitions and structs
451
 */
452
#define MMC_SANDISK_HEALTH_REPORT 0x96C9D71C
453

454
#endif /* MMC_H */
455

456
Product

Resources

Company
