Book a Demo!
CoCalc Logo Icon
StoreFeaturesDocsShareSupportNewsAboutPoliciesSign UpSign In
CTCaer
GitHub Repository: CTCaer/hekate
Path: blob/master/modules/hekate_libsys_lp0/pmc_lp0_t210.h
1476 views
1
/*
2
* Copyright (c) 2010-2015, NVIDIA CORPORATION. All rights reserved.
3
*
4
* This program is free software; you can redistribute it and/or modify it
5
* under the terms and conditions of the GNU General Public License,
6
* version 2, as published by the Free Software Foundation.
7
*
8
* This program is distributed in the hope it will be useful, but WITHOUT
9
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
10
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
11
* more details.
12
*/
13
14
#ifndef _TEGRA210_PMC_H_
15
#define _TEGRA210_PMC_H_
16
17
#include "types.h"
18
19
struct tegra_pmc_regs
20
{
21
u32 cntrl;
22
u32 sec_disable;
23
u32 pmc_swrst;
24
u32 wake_mask;
25
u32 wake_lvl;
26
u32 wake_status;
27
u32 sw_wake_status;
28
u32 dpd_pads_oride;
29
u32 dpd_sample;
30
u32 dpd_enable;
31
u32 pwrgate_timer_off;
32
u32 clamp_status;
33
u32 pwrgate_toggle;
34
u32 remove_clamping_cmd;
35
u32 pwrgate_status;
36
u32 pwrgood_timer;
37
u32 blink_timer;
38
u32 no_iopower;
39
u32 pwr_det;
40
u32 pwr_det_latch;
41
u32 scratch0;
42
u32 scratch1;
43
u32 scratch2;
44
u32 scratch3;
45
u32 scratch4;
46
u32 scratch5;
47
u32 scratch6;
48
u32 scratch7;
49
u32 scratch8;
50
u32 scratch9;
51
u32 scratch10;
52
u32 scratch11;
53
u32 scratch12;
54
u32 scratch13;
55
u32 scratch14;
56
u32 scratch15;
57
u32 scratch16;
58
u32 scratch17;
59
u32 scratch18;
60
u32 scratch19;
61
u32 odmdata;
62
u32 scratch21;
63
u32 scratch22;
64
u32 scratch23;
65
u32 secure_scratch0;
66
u32 secure_scratch1;
67
u32 secure_scratch2;
68
u32 secure_scratch3;
69
u32 secure_scratch4;
70
u32 secure_scratch5;
71
u32 cpupwrgood_timer;
72
u32 cpupwroff_timer;
73
u32 pg_mask;
74
u32 pg_mask_1;
75
u32 auto_wake_lvl;
76
u32 auto_wake_lvl_mask;
77
u32 wake_delay;
78
u32 pwr_det_val;
79
u32 ddr_pwr;
80
u32 usb_debounce_del;
81
u32 usb_a0;
82
u32 crypto_op;
83
u32 pllp_wb0_override;
84
u32 scratch24;
85
u32 scratch25;
86
u32 scratch26;
87
u32 scratch27;
88
u32 scratch28;
89
u32 scratch29;
90
u32 scratch30;
91
u32 scratch31;
92
u32 scratch32;
93
u32 scratch33;
94
u32 scratch34;
95
u32 scratch35;
96
u32 scratch36;
97
u32 scratch37;
98
u32 scratch38;
99
u32 scratch39;
100
u32 scratch40;
101
u32 scratch41;
102
u32 scratch42;
103
u32 bondout_mirror[3];
104
u32 sys_33v_en;
105
u32 bondout_mirror_access;
106
u32 gate;
107
u32 wake2_mask;
108
u32 wake2_lvl;
109
u32 wake2_status;
110
u32 sw_wake2_status;
111
u32 auto_wake2_lvl_mask;
112
u32 pg_mask_2;
113
u32 pg_mask_ce1;
114
u32 pg_mask_ce2;
115
u32 pg_mask_ce3;
116
u32 pwrgate_timer_ce[7];
117
u32 pcx_edpd_cntrl;
118
u32 osc_edpd_over;
119
u32 clk_out_cntrl;
120
u32 sata_pwrgt;
121
u32 sensor_ctrl;
122
u32 rst_status;
123
u32 io_dpd_req;
124
u32 io_dpd_status;
125
u32 io_dpd2_req;
126
u32 io_dpd2_status;
127
u32 sel_dpd_tim;
128
u32 vddp_sel;
129
u32 ddr_cfg;
130
u32 e_no_vttgen;
131
u8 _rsv0[4];
132
u32 pllm_wb0_override_freq;
133
u32 test_pwrgate;
134
u32 pwrgate_timer_mult;
135
u32 dis_sel_dpd;
136
u32 utmip_uhsic_triggers;
137
u32 utmip_uhsic_saved_state;
138
u32 utmip_pad_cfg;
139
u32 utmip_term_pad_cfg;
140
u32 utmip_uhsic_sleep_cfg;
141
u32 utmip_uhsic_sleepwalk_cfg;
142
u32 utmip_sleepwalk_p[3];
143
u32 uhsic_sleepwalk_p0;
144
u32 utmip_uhsic_status;
145
u32 utmip_uhsic_fake;
146
u32 bondout_mirror3[5 - 3];
147
u32 secure_scratch6;
148
u32 secure_scratch7;
149
u32 scratch43;
150
u32 scratch44;
151
u32 scratch45;
152
u32 scratch46;
153
u32 scratch47;
154
u32 scratch48;
155
u32 scratch49;
156
u32 scratch50;
157
u32 scratch51;
158
u32 scratch52;
159
u32 scratch53;
160
u32 scratch54;
161
u32 scratch55;
162
u32 scratch0_eco;
163
u32 por_dpd_ctrl;
164
u32 scratch2_eco;
165
u32 utmip_uhsic_line_wakeup;
166
u32 utmip_bias_master_cntrl;
167
u32 utmip_master_config;
168
u32 td_pwrgate_inter_part_timer;
169
u32 utmip_uhsic2_triggers;
170
u32 utmip_uhsic2_saved_state;
171
u32 utmip_uhsic2_sleep_cfg;
172
u32 utmip_uhsic2_sleepwalk_cfg;
173
u32 uhsic2_sleepwalk_p1;
174
u32 utmip_uhsic2_status;
175
u32 utmip_uhsic2_fake;
176
u32 utmip_uhsic2_line_wakeup;
177
u32 utmip_master2_config;
178
u32 utmip_uhsic_rpd_cfg;
179
u32 pg_mask_ce0;
180
u32 pg_mask3[5 - 3];
181
u32 pllm_wb0_override2;
182
u32 tsc_mult;
183
u32 cpu_vsense_override;
184
u32 glb_amap_cfg;
185
u32 sticky_bits;
186
u32 sec_disable2;
187
u32 weak_bias;
188
u32 reg_short;
189
u32 pg_mask_andor;
190
u8 _rsv1[0x2c];
191
u32 secure_scratch8; /* offset 0x300 */
192
u32 secure_scratch9;
193
u32 secure_scratch10;
194
u32 secure_scratch11;
195
u32 secure_scratch12;
196
u32 secure_scratch13;
197
u32 secure_scratch14;
198
u32 secure_scratch15;
199
u32 secure_scratch16;
200
u32 secure_scratch17;
201
u32 secure_scratch18;
202
u32 secure_scratch19;
203
u32 secure_scratch20;
204
u32 secure_scratch21;
205
u32 secure_scratch22;
206
u32 secure_scratch23;
207
u32 secure_scratch24;
208
u32 secure_scratch25;
209
u32 secure_scratch26;
210
u32 secure_scratch27;
211
u32 secure_scratch28;
212
u32 secure_scratch29;
213
u32 secure_scratch30;
214
u32 secure_scratch31;
215
u32 secure_scratch32;
216
u32 secure_scratch33;
217
u32 secure_scratch34;
218
u32 secure_scratch35;
219
u32 secure_scratch36;
220
u32 secure_scratch37;
221
u32 secure_scratch38;
222
u32 secure_scratch39;
223
u32 secure_scratch40;
224
u32 secure_scratch41;
225
u32 secure_scratch42;
226
u32 secure_scratch43;
227
u32 secure_scratch44;
228
u32 secure_scratch45;
229
u32 secure_scratch46;
230
u32 secure_scratch47;
231
u32 secure_scratch48;
232
u32 secure_scratch49;
233
u32 secure_scratch50;
234
u32 secure_scratch51;
235
u32 secure_scratch52;
236
u32 secure_scratch53;
237
u32 secure_scratch54;
238
u32 secure_scratch55;
239
u32 secure_scratch56;
240
u32 secure_scratch57;
241
u32 secure_scratch58;
242
u32 secure_scratch59;
243
u32 secure_scratch60;
244
u32 secure_scratch61;
245
u32 secure_scratch62;
246
u32 secure_scratch63;
247
u32 secure_scratch64;
248
u32 secure_scratch65;
249
u32 secure_scratch66;
250
u32 secure_scratch67;
251
u32 secure_scratch68;
252
u32 secure_scratch69;
253
u32 secure_scratch70;
254
u32 secure_scratch71;
255
u32 secure_scratch72;
256
u32 secure_scratch73;
257
u32 secure_scratch74;
258
u32 secure_scratch75;
259
u32 secure_scratch76;
260
u32 secure_scratch77;
261
u32 secure_scratch78;
262
u32 secure_scratch79;
263
u32 _rsv0x420[8];
264
u32 cntrl2; /* 0x440 */
265
u32 _rsv0x444[2];
266
u32 event_counter; /* 0x44C */
267
u32 fuse_control;
268
u32 scratch1_eco;
269
u32 _rsv0x458[1];
270
u32 io_dpd3_req; /* 0x45C */
271
u32 io_dpd3_status;
272
u32 io_dpd4_req;
273
u32 io_dpd4_status;
274
u32 _rsv0x46C[30];
275
u32 ddr_cntrl; /* 0x4E4 */
276
u32 _rsv0x4E8[70];
277
u32 scratch56; /* 0x600 */
278
u32 scratch57;
279
u32 scratch58;
280
u32 scratch59;
281
u32 scratch60;
282
u32 scratch61;
283
u32 scratch62;
284
u32 scratch63;
285
u32 scratch64;
286
u32 scratch65;
287
u32 scratch66;
288
u32 scratch67;
289
u32 scratch68;
290
u32 scratch69;
291
u32 scratch70;
292
u32 scratch71;
293
u32 scratch72;
294
u32 scratch73;
295
u32 scratch74;
296
u32 scratch75;
297
u32 scratch76;
298
u32 scratch77;
299
u32 scratch78;
300
u32 scratch79;
301
u32 scratch80;
302
u32 scratch81;
303
u32 scratch82;
304
u32 scratch83;
305
u32 scratch84;
306
u32 scratch85;
307
u32 scratch86;
308
u32 scratch87;
309
u32 scratch88;
310
u32 scratch89;
311
u32 scratch90;
312
u32 scratch91;
313
u32 scratch92;
314
u32 scratch93;
315
u32 scratch94;
316
u32 scratch95;
317
u32 scratch96;
318
u32 scratch97;
319
u32 scratch98;
320
u32 scratch99;
321
u32 scratch100;
322
u32 scratch101;
323
u32 scratch102;
324
u32 scratch103;
325
u32 scratch104;
326
u32 scratch105;
327
u32 scratch106;
328
u32 scratch107;
329
u32 scratch108;
330
u32 scratch109;
331
u32 scratch110;
332
u32 scratch111;
333
u32 scratch112;
334
u32 scratch113;
335
u32 scratch114;
336
u32 scratch115;
337
u32 scratch116;
338
u32 scratch117;
339
u32 scratch118;
340
u32 scratch119;
341
u32 scratch120; /* 0x700 */
342
u32 scratch121;
343
u32 scratch122;
344
u32 scratch123;
345
u32 scratch124;
346
u32 scratch125;
347
u32 scratch126;
348
u32 scratch127;
349
u32 scratch128;
350
u32 scratch129;
351
u32 scratch130;
352
u32 scratch131;
353
u32 scratch132;
354
u32 scratch133;
355
u32 scratch134;
356
u32 scratch135;
357
u32 scratch136;
358
u32 scratch137;
359
u32 scratch138;
360
u32 scratch139;
361
u32 scratch140;
362
u32 scratch141;
363
u32 scratch142;
364
u32 scratch143;
365
u32 scratch144;
366
u32 scratch145;
367
u32 scratch146;
368
u32 scratch147;
369
u32 scratch148;
370
u32 scratch149;
371
u32 scratch150;
372
u32 scratch151;
373
u32 scratch152;
374
u32 scratch153;
375
u32 scratch154;
376
u32 scratch155;
377
u32 scratch156;
378
u32 scratch157;
379
u32 scratch158;
380
u32 scratch159;
381
u32 scratch160;
382
u32 scratch161;
383
u32 scratch162;
384
u32 scratch163;
385
u32 scratch164;
386
u32 scratch165;
387
u32 scratch166;
388
u32 scratch167;
389
u32 scratch168;
390
u32 scratch169;
391
u32 scratch170;
392
u32 scratch171;
393
u32 scratch172;
394
u32 scratch173;
395
u32 scratch174;
396
u32 scratch175;
397
u32 scratch176;
398
u32 scratch177;
399
u32 scratch178;
400
u32 scratch179;
401
u32 scratch180;
402
u32 scratch181;
403
u32 scratch182;
404
u32 scratch183;
405
u32 scratch184;
406
u32 scratch185;
407
u32 scratch186;
408
u32 scratch187;
409
u32 scratch188;
410
u32 scratch189;
411
u32 scratch190;
412
u32 scratch191;
413
u32 scratch192;
414
u32 scratch193;
415
u32 scratch194;
416
u32 scratch195;
417
u32 scratch196;
418
u32 scratch197;
419
u32 scratch198;
420
u32 scratch199;
421
u32 scratch200;
422
u32 scratch201;
423
u32 scratch202;
424
u32 scratch203;
425
u32 scratch204;
426
u32 scratch205;
427
u32 scratch206;
428
u32 scratch207;
429
u32 scratch208;
430
u32 scratch209;
431
u32 scratch210;
432
u32 scratch211;
433
u32 scratch212;
434
u32 scratch213;
435
u32 scratch214;
436
u32 scratch215;
437
u32 scratch216;
438
u32 scratch217;
439
u32 scratch218;
440
u32 scratch219;
441
u32 scratch220;
442
u32 scratch221;
443
u32 scratch222;
444
u32 scratch223;
445
u32 scratch224;
446
u32 scratch225;
447
u32 scratch226;
448
u32 scratch227;
449
u32 scratch228;
450
u32 scratch229;
451
u32 scratch230;
452
u32 scratch231;
453
u32 scratch232;
454
u32 scratch233;
455
u32 scratch234;
456
u32 scratch235;
457
u32 scratch236;
458
u32 scratch237;
459
u32 scratch238;
460
u32 scratch239;
461
u32 scratch240;
462
u32 scratch241;
463
u32 scratch242;
464
u32 scratch243;
465
u32 scratch244;
466
u32 scratch245;
467
u32 scratch246;
468
u32 scratch247;
469
u32 scratch248;
470
u32 scratch249;
471
u32 scratch250;
472
u32 scratch251;
473
u32 scratch252;
474
u32 scratch253;
475
u32 scratch254;
476
u32 scratch255;
477
u32 scratch256;
478
u32 scratch257;
479
u32 scratch258;
480
u32 scratch259;
481
u32 scratch260;
482
u32 scratch261;
483
u32 scratch262;
484
u32 scratch263;
485
u32 scratch264;
486
u32 scratch265;
487
u32 scratch266;
488
u32 scratch267;
489
u32 scratch268;
490
u32 scratch269;
491
u32 scratch270;
492
u32 scratch271;
493
u32 scratch272;
494
u32 scratch273;
495
u32 scratch274;
496
u32 scratch275;
497
u32 scratch276;
498
u32 scratch277;
499
u32 scratch278;
500
u32 scratch279;
501
u32 scratch280;
502
u32 scratch281;
503
u32 scratch282;
504
u32 scratch283;
505
u32 scratch284;
506
u32 scratch285;
507
u32 scratch286;
508
u32 scratch287;
509
u32 scratch288;
510
u32 scratch289;
511
u32 scratch290;
512
u32 scratch291;
513
u32 scratch292;
514
u32 scratch293;
515
u32 scratch294;
516
u32 scratch295;
517
u32 scratch296;
518
u32 scratch297;
519
u32 scratch298;
520
u32 scratch299; /* 0x9CC */
521
u32 _rsv0x9D0[50];
522
u32 secure_scratch80; /* 0xa98 */
523
u32 secure_scratch81;
524
u32 secure_scratch82;
525
u32 secure_scratch83;
526
u32 secure_scratch84;
527
u32 secure_scratch85;
528
u32 secure_scratch86;
529
u32 secure_scratch87;
530
u32 secure_scratch88;
531
u32 secure_scratch89;
532
u32 secure_scratch90;
533
u32 secure_scratch91;
534
u32 secure_scratch92;
535
u32 secure_scratch93;
536
u32 secure_scratch94;
537
u32 secure_scratch95;
538
u32 secure_scratch96;
539
u32 secure_scratch97;
540
u32 secure_scratch98;
541
u32 secure_scratch99;
542
u32 secure_scratch100;
543
u32 secure_scratch101;
544
u32 secure_scratch102;
545
u32 secure_scratch103;
546
u32 secure_scratch104;
547
u32 secure_scratch105;
548
u32 secure_scratch106;
549
u32 secure_scratch107;
550
u32 secure_scratch108;
551
u32 secure_scratch109;
552
u32 secure_scratch110;
553
u32 secure_scratch111;
554
u32 secure_scratch112;
555
u32 secure_scratch113;
556
u32 secure_scratch114;
557
u32 secure_scratch115;
558
u32 secure_scratch116;
559
u32 secure_scratch117;
560
u32 secure_scratch118;
561
u32 secure_scratch119;
562
};
563
564
#endif /* _TEGRA210_PMC_H_ */
565
566