CoCalc -- bcmpcispi.h

Real-time collaboration for Jupyter Notebooks, Linux Terminals, LaTeX, VS Code, R IDE, and more,
all in one place. Commercial Alternative to JupyterHub.

GitHub Repository: orangepi-xunlong/orangepi-build
Path: blob/next/external/cache/sources/wl/include/bcmpcispi.h
Views: ³⁹⁵⁹
1
/*
2
 * Broadcom PCI-SPI Host Controller Register Definitions
3
 *
4
 * $ Copyright Open Broadcom Corporation $
5
 *
6
 * $Id: bcmpcispi.h 241182 2011-02-17 21:50:03Z $
7
 */
8
#ifndef	_BCM_PCI_SPI_H
9
#define	_BCM_PCI_SPI_H
10

11
/* cpp contortions to concatenate w/arg prescan */
12
#ifndef PAD
13
#define	_PADLINE(line)	pad ## line
14
#define	_XSTR(line)	_PADLINE(line)
15
#define	PAD		_XSTR(__LINE__)
16
#endif	/* PAD */
17

18

19
typedef volatile struct {
20
	uint32 spih_ctrl;		/* 0x00 SPI Control Register */
21
	uint32 spih_stat;		/* 0x04 SPI Status Register */
22
	uint32 spih_data;		/* 0x08 SPI Data Register, 32-bits wide */
23
	uint32 spih_ext;		/* 0x0C SPI Extension Register */
24
	uint32 PAD[4];			/* 0x10-0x1F PADDING */
25

26
	uint32 spih_gpio_ctrl;		/* 0x20 SPI GPIO Control Register */
27
	uint32 spih_gpio_data;		/* 0x24 SPI GPIO Data Register */
28
	uint32 PAD[6];			/* 0x28-0x3F PADDING */
29

30
	uint32 spih_int_edge;		/* 0x40 SPI Interrupt Edge Register (0=Level, 1=Edge) */
31
	uint32 spih_int_pol;		/* 0x44 SPI Interrupt Polarity Register (0=Active Low, */
32
							/* 1=Active High) */
33
	uint32 spih_int_mask;		/* 0x48 SPI Interrupt Mask */
34
	uint32 spih_int_status;		/* 0x4C SPI Interrupt Status */
35
	uint32 PAD[4];			/* 0x50-0x5F PADDING */
36

37
	uint32 spih_hex_disp;		/* 0x60 SPI 4-digit hex display value */
38
	uint32 spih_current_ma;		/* 0x64 SPI SD card current consumption in mA */
39
	uint32 PAD[1];			/* 0x68 PADDING */
40
	uint32 spih_disp_sel;		/* 0x6c SPI 4-digit hex display mode select (1=current) */
41
	uint32 PAD[4];			/* 0x70-0x7F PADDING */
42
	uint32 PAD[8];			/* 0x80-0x9F PADDING */
43
	uint32 PAD[8];			/* 0xA0-0xBF PADDING */
44
	uint32 spih_pll_ctrl;	/* 0xC0 PLL Control Register */
45
	uint32 spih_pll_status;	/* 0xC4 PLL Status Register */
46
	uint32 spih_xtal_freq;	/* 0xC8 External Clock Frequency in units of 10000Hz */
47
	uint32 spih_clk_count;	/* 0xCC External Clock Count Register */
48

49
} spih_regs_t;
50

51
typedef volatile struct {
52
	uint32 cfg_space[0x40];		/* 0x000-0x0FF PCI Configuration Space (Read Only) */
53
	uint32 P_IMG_CTRL0;		/* 0x100 PCI Image0 Control Register */
54

55
	uint32 P_BA0;			/* 0x104 32 R/W PCI Image0 Base Address register */
56
	uint32 P_AM0;			/* 0x108 32 R/W PCI Image0 Address Mask register */
57
	uint32 P_TA0;			/* 0x10C 32 R/W PCI Image0 Translation Address register */
58
	uint32 P_IMG_CTRL1;		/* 0x110 32 R/W PCI Image1 Control register */
59
	uint32 P_BA1;			/* 0x114 32 R/W PCI Image1 Base Address register */
60
	uint32 P_AM1;			/* 0x118 32 R/W PCI Image1 Address Mask register */
61
	uint32 P_TA1;			/* 0x11C 32 R/W PCI Image1 Translation Address register */
62
	uint32 P_IMG_CTRL2;		/* 0x120 32 R/W PCI Image2 Control register */
63
	uint32 P_BA2;			/* 0x124 32 R/W PCI Image2 Base Address register */
64
	uint32 P_AM2;			/* 0x128 32 R/W PCI Image2 Address Mask register */
65
	uint32 P_TA2;			/* 0x12C 32 R/W PCI Image2 Translation Address register */
66
	uint32 P_IMG_CTRL3;		/* 0x130 32 R/W PCI Image3 Control register */
67
	uint32 P_BA3;			/* 0x134 32 R/W PCI Image3 Base Address register */
68
	uint32 P_AM3;			/* 0x138 32 R/W PCI Image3 Address Mask register */
69
	uint32 P_TA3;			/* 0x13C 32 R/W PCI Image3 Translation Address register */
70
	uint32 P_IMG_CTRL4;		/* 0x140 32 R/W PCI Image4 Control register */
71
	uint32 P_BA4;			/* 0x144 32 R/W PCI Image4 Base Address register */
72
	uint32 P_AM4;			/* 0x148 32 R/W PCI Image4 Address Mask register */
73
	uint32 P_TA4;			/* 0x14C 32 R/W PCI Image4 Translation Address register */
74
	uint32 P_IMG_CTRL5;		/* 0x150 32 R/W PCI Image5 Control register */
75
	uint32 P_BA5;			/* 0x154 32 R/W PCI Image5 Base Address register */
76
	uint32 P_AM5;			/* 0x158 32 R/W PCI Image5 Address Mask register */
77
	uint32 P_TA5;			/* 0x15C 32 R/W PCI Image5 Translation Address register */
78
	uint32 P_ERR_CS;		/* 0x160 32 R/W PCI Error Control and Status register */
79
	uint32 P_ERR_ADDR;		/* 0x164 32 R PCI Erroneous Address register */
80
	uint32 P_ERR_DATA;		/* 0x168 32 R PCI Erroneous Data register */
81

82
	uint32 PAD[5];			/* 0x16C-0x17F PADDING */
83

84
	uint32 WB_CONF_SPC_BAR;		/* 0x180 32 R WISHBONE Configuration Space Base Address */
85
	uint32 W_IMG_CTRL1;		/* 0x184 32 R/W WISHBONE Image1 Control register */
86
	uint32 W_BA1;			/* 0x188 32 R/W WISHBONE Image1 Base Address register */
87
	uint32 W_AM1;			/* 0x18C 32 R/W WISHBONE Image1 Address Mask register */
88
	uint32 W_TA1;			/* 0x190 32 R/W WISHBONE Image1 Translation Address reg */
89
	uint32 W_IMG_CTRL2;		/* 0x194 32 R/W WISHBONE Image2 Control register */
90
	uint32 W_BA2;			/* 0x198 32 R/W WISHBONE Image2 Base Address register */
91
	uint32 W_AM2;			/* 0x19C 32 R/W WISHBONE Image2 Address Mask register */
92
	uint32 W_TA2;			/* 0x1A0 32 R/W WISHBONE Image2 Translation Address reg */
93
	uint32 W_IMG_CTRL3;		/* 0x1A4 32 R/W WISHBONE Image3 Control register */
94
	uint32 W_BA3;			/* 0x1A8 32 R/W WISHBONE Image3 Base Address register */
95
	uint32 W_AM3;			/* 0x1AC 32 R/W WISHBONE Image3 Address Mask register */
96
	uint32 W_TA3;			/* 0x1B0 32 R/W WISHBONE Image3 Translation Address reg */
97
	uint32 W_IMG_CTRL4;		/* 0x1B4 32 R/W WISHBONE Image4 Control register */
98
	uint32 W_BA4;			/* 0x1B8 32 R/W WISHBONE Image4 Base Address register */
99
	uint32 W_AM4;			/* 0x1BC 32 R/W WISHBONE Image4 Address Mask register */
100
	uint32 W_TA4;			/* 0x1C0 32 R/W WISHBONE Image4 Translation Address reg */
101
	uint32 W_IMG_CTRL5;		/* 0x1C4 32 R/W WISHBONE Image5 Control register */
102
	uint32 W_BA5;			/* 0x1C8 32 R/W WISHBONE Image5 Base Address register */
103
	uint32 W_AM5;			/* 0x1CC 32 R/W WISHBONE Image5 Address Mask register */
104
	uint32 W_TA5;			/* 0x1D0 32 R/W WISHBONE Image5 Translation Address reg */
105
	uint32 W_ERR_CS;		/* 0x1D4 32 R/W WISHBONE Error Control and Status reg */
106
	uint32 W_ERR_ADDR;		/* 0x1D8 32 R WISHBONE Erroneous Address register */
107
	uint32 W_ERR_DATA;		/* 0x1DC 32 R WISHBONE Erroneous Data register */
108
	uint32 CNF_ADDR;		/* 0x1E0 32 R/W Configuration Cycle register */
109
	uint32 CNF_DATA;		/* 0x1E4 32 R/W Configuration Cycle Generation Data reg */
110

111
	uint32 INT_ACK;			/* 0x1E8 32 R Interrupt Acknowledge register */
112
	uint32 ICR;			/* 0x1EC 32 R/W Interrupt Control register */
113
	uint32 ISR;			/* 0x1F0 32 R/W Interrupt Status register */
114
} spih_pciregs_t;
115

116
/*
117
 * PCI Core interrupt enable and status bit definitions.
118
 */
119

120
/* PCI Core ICR Register bit definitions */
121
#define PCI_INT_PROP_EN		(1 << 0)	/* Interrupt Propagation Enable */
122
#define PCI_WB_ERR_INT_EN	(1 << 1)	/* Wishbone Error Interrupt Enable */
123
#define PCI_PCI_ERR_INT_EN	(1 << 2)	/* PCI Error Interrupt Enable */
124
#define PCI_PAR_ERR_INT_EN	(1 << 3)	/* Parity Error Interrupt Enable */
125
#define PCI_SYS_ERR_INT_EN	(1 << 4)	/* System Error Interrupt Enable */
126
#define PCI_SOFTWARE_RESET	(1U << 31)	/* Software reset of the PCI Core. */
127

128

129
/* PCI Core ISR Register bit definitions */
130
#define PCI_INT_PROP_ST		(1 << 0)	/* Interrupt Propagation Status */
131
#define PCI_WB_ERR_INT_ST	(1 << 1)	/* Wishbone Error Interrupt Status */
132
#define PCI_PCI_ERR_INT_ST	(1 << 2)	/* PCI Error Interrupt Status */
133
#define PCI_PAR_ERR_INT_ST	(1 << 3)	/* Parity Error Interrupt Status */
134
#define PCI_SYS_ERR_INT_ST	(1 << 4)	/* System Error Interrupt Status */
135

136

137
/* Registers on the Wishbone bus */
138
#define SPIH_CTLR_INTR		(1 << 0)	/* SPI Host Controller Core Interrupt */
139
#define SPIH_DEV_INTR		(1 << 1)	/* SPI Device Interrupt */
140
#define SPIH_WFIFO_INTR		(1 << 2)	/* SPI Tx FIFO Empty Intr (FPGA Rev >= 8) */
141

142
/* GPIO Bit definitions */
143
#define SPIH_CS			(1 << 0)	/* SPI Chip Select (active low) */
144
#define SPIH_SLOT_POWER		(1 << 1)	/* SD Card Slot Power Enable */
145
#define SPIH_CARD_DETECT	(1 << 2)	/* SD Card Detect */
146

147
/* SPI Status Register Bit definitions */
148
#define SPIH_STATE_MASK		0x30		/* SPI Transfer State Machine state mask */
149
#define SPIH_STATE_SHIFT	4		/* SPI Transfer State Machine state shift */
150
#define SPIH_WFFULL		(1 << 3)	/* SPI Write FIFO Full */
151
#define SPIH_WFEMPTY		(1 << 2)	/* SPI Write FIFO Empty */
152
#define SPIH_RFFULL		(1 << 1)	/* SPI Read FIFO Full */
153
#define SPIH_RFEMPTY		(1 << 0)	/* SPI Read FIFO Empty */
154

155
#define SPIH_EXT_CLK		(1U << 31)	/* Use External Clock as PLL Clock source. */
156

157
#define SPIH_PLL_NO_CLK		(1 << 1)	/* Set to 1 if the PLL's input clock is lost. */
158
#define SPIH_PLL_LOCKED		(1 << 3)	/* Set to 1 when the PLL is locked. */
159

160
/* Spin bit loop bound check */
161
#define SPI_SPIN_BOUND		0xf4240		/* 1 million */
162

163
#endif /* _BCM_PCI_SPI_H */
164

165
Real-time collaboration for Jupyter Notebooks, Linux Terminals, LaTeX, VS Code, R IDE, and more,
all in one place. Commercial Alternative to JupyterHub.

Product

Resources

Company

Real-time collaboration for Jupyter Notebooks, Linux Terminals, LaTeX, VS Code, R IDE, and more, all in one place. Commercial Alternative to JupyterHub.

Real-time collaboration for Jupyter Notebooks, Linux Terminals, LaTeX, VS Code, R IDE, and more,
all in one place. Commercial Alternative to JupyterHub.
