Path: blob/master/drivers/hid/amd-sfh-hid/amd_sfh_common.h
29269 views
/* SPDX-License-Identifier: GPL-2.0-or-later */1/*2* AMD MP2 common macros and structures3*4* Copyright (c) 2022, Advanced Micro Devices, Inc.5* All Rights Reserved.6*7* Author: Basavaraj Natikar <[email protected]>8*/9#ifndef AMD_SFH_COMMON_H10#define AMD_SFH_COMMON_H1112#include <linux/mutex.h>13#include <linux/pci.h>14#include "amd_sfh_hid.h"1516#define PCI_DEVICE_ID_AMD_MP2 0x15E417#define PCI_DEVICE_ID_AMD_MP2_1_1 0x164A1819#define AMD_C2P_MSG(regno) (0x10500 + ((regno) * 4))20#define AMD_P2C_MSG(regno) (0x10680 + ((regno) * 4))2122#define AMD_C2P_MSG_V1(regno) (0x10900 + ((regno) * 4))23#define AMD_P2C_MSG_V1(regno) (0x10500 + ((regno) * 4))2425#define SENSOR_ENABLED 426#define SENSOR_DISABLED 52728#define AMD_SFH_IDLE_LOOP 2002930enum cmd_id {31NO_OP,32ENABLE_SENSOR,33DISABLE_SENSOR,34STOP_ALL_SENSORS = 8,35};3637struct amd_mp2_sensor_info {38u8 sensor_idx;39u32 period;40dma_addr_t dma_address;41};4243struct sfh_dev_status {44bool is_hpd_present;45bool is_hpd_enabled;46bool is_als_present;47bool is_sra_present;48};4950struct amd_mp2_dev {51struct pci_dev *pdev;52struct amdtp_cl_data *cl_data;53void __iomem *mmio;54void __iomem *vsbase;55const struct amd_sfh1_1_ops *sfh1_1_ops;56struct amd_mp2_ops *mp2_ops;57struct amd_input_data in_data;58/* mp2 active control status */59u32 mp2_acs;60struct sfh_dev_status dev_en;61struct work_struct work;62/* mp2 to protect data */63struct mutex lock;64u8 init_done;65u8 rver;66};6768struct amd_mp2_ops {69void (*start)(struct amd_mp2_dev *privdata, struct amd_mp2_sensor_info info);70void (*stop)(struct amd_mp2_dev *privdata, u16 sensor_idx);71void (*stop_all)(struct amd_mp2_dev *privdata);72int (*response)(struct amd_mp2_dev *mp2, u8 sid, u32 sensor_sts);73void (*clear_intr)(struct amd_mp2_dev *privdata);74int (*init_intr)(struct amd_mp2_dev *privdata);75int (*discovery_status)(struct amd_mp2_dev *privdata);76void (*suspend)(struct amd_mp2_dev *mp2);77void (*resume)(struct amd_mp2_dev *mp2);78void (*remove)(void *privdata);79int (*get_rep_desc)(int sensor_idx, u8 rep_desc[]);80u32 (*get_desc_sz)(int sensor_idx, int descriptor_name);81u8 (*get_feat_rep)(int sensor_idx, int report_id, u8 *feature_report);82u8 (*get_in_rep)(u8 current_index, int sensor_idx, int report_id,83struct amd_input_data *in_data);84};8586void amd_sfh_work(struct work_struct *work);87void amd_sfh_work_buffer(struct work_struct *work);88void amd_sfh_clear_intr_v2(struct amd_mp2_dev *privdata);89int amd_sfh_irq_init_v2(struct amd_mp2_dev *privdata);90void amd_sfh_clear_intr(struct amd_mp2_dev *privdata);91int amd_sfh_irq_init(struct amd_mp2_dev *privdata);9293static inline u64 amd_get_c2p_val(struct amd_mp2_dev *mp2, u32 idx)94{95return mp2->rver == 1 ? AMD_C2P_MSG_V1(idx) : AMD_C2P_MSG(idx);96}9798static inline u64 amd_get_p2c_val(struct amd_mp2_dev *mp2, u32 idx)99{100return mp2->rver == 1 ? AMD_P2C_MSG_V1(idx) : AMD_P2C_MSG(idx);101}102#endif103104105